# MILITARY SPECIFICATION

# MICROCIRCUITS, DIGITAL, BIPOLAR FIELD PROGRAMMABLE LOGIC ARRAY (FPLA) 16 X 48 X 8, MONOLITHIC SILIGON

This specification is approved for use by Rome Air Development Center, Department of the Air Force, and is available for use by all Departments and Agencies of the Department of Defense.

#### 1. SCOPE

- l.l Scope. This specification covers the detail requirements for monolithic silicon, bipolar, field programmable logic array (FPLA) microcircuita which employ thin film nichrome resistors (NICr) as the fusible link or programming element. Three product assurance classes and a choice of case outline/lead material and finish are provided for each type and are reflected in the complete part number.
  - 1.2 Part number. The part number shall be in accordance with MIL-M-38510.
  - 1.2.1 Device type. The device types shall be as follows:

Device type	Circuit
0 1 0 2	16 X 48 X 8 logic array with uncommitted collector 16 X 48 X 8 logic array with active pull-up and a third high-impedance state output.

- 1.2.2 <u>Device class</u>. The device class shall be the product assurance level as defined in MIL-M-38510.
  - 1.2.3 Case outline. The case outline shall be designated as follows:

Letter	Case outline (see MIL-M-38510, appendix C)
x	(28-lead .605 X 1.405, dual-in-line pack)

1.3 Absolute maximum ratings.

```
Supply voltage - - - - - - - - - - -
                                              -0.5 to 7.0 Vdc 0.5 Vdc at -10 mA to 5.5 Vdc
Input voltage range- - - - - - - -
Storage temperature range- - - - - -
                                              -65° to +150°C
Lead temperature (soldering,
 10 seconds)-----
                            '_ - - - - - -
                                              260°C
                                              θ<sub>JC</sub> = 27°C/W
-0.4 to +5.5 Vdc
Thermal resistance, junction to case 1/-
9.6 mA
Maximum power dissipation, P_D = \frac{2}{2} = - Maximum junction temperature - - - -
                                              2.0 W
                                              T_J = 175°C
```

1.4 Recommended operating conditions.

```
Supply voltage - - - - - - - - - - 4.5 Vdc minimum to 5.5 Vdc maximum Minimum high-level input voltage - - - 2.0 Vdc Maximum low-level input voltage - - - 0.8 Vdc Case operating temperature range - - - 55° to 125°C
```

 $\frac{1}{2}/$  Heat sinking is recommended to reduce the junction temperature. 2/ Shall withstand the added  $P_D$  due to short-circuit condition (e.g.,  $I_{OS}$ ) test.

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center (RBE-2), Griffiss AFB, NY 13441, by using the self-laddressed Standardization Document Improvement Proposal (DD Form 1426) appearing lat the end of this document or by letter.

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Issues of documents</u>. The following documents, of the issue in effect on date of invitation for bids or request for proposal, form a part of this specification to the extent specified herein.

#### SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of specifications, standards, drawings, and publications required by contractors in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer.)

### 3. REQUIREMENTS

- 3.1 <u>Detail specification</u>. The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein. When manufacturer-programmed devices are delivered to the user, an altered item drawing shall be prepared by the procuring activity to specify the required program configuration.
- 3.2 <u>Design, construction, and physical dimensions.</u> The design, construction, and physical dimensions shall be as specified in MIL-M-38510, and herein.
- 3.2.1  $\underline{\text{Terminal connections}}$ . The terminal connections shall be as specified on figure 1.

# 3.2.2 Truth table.

- 3.2.2.1 Unprogrammed devices. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in groups A, B, or C (see 4.4), the devices shall be programmed by the manufacturer prior to test as per table VII (a minimum of 50 percent of the total number of gates programmed) or to any altered item drawing pattern which includes at least 25 percent of the total number of gates programmed.
- 3.2.2.2 <u>Programmed devices.</u> The truth table for programmed devices shall be as specified by the altered item drawing.
  - 3.2.3 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.4 <u>Case outlines.</u> Case outlines shall be in accordance with MIL-M-38510 and 1.2.3 herein.
- 3.3 Lead material and finish. The lead material and finish shall be in accordance with MIL-M-38510 (see 6.5).
- 3.4 <u>Electrical performance characteristics</u>. The electrical performance characteristics are as specified in table I, and apply over the full recommended case operating temperature range, unless otherwise specified.
- 3.5 Electrical test requirements. Electrical test requirements shall be as specified in table III and (where applicable), the altered item drawing for the applicable device type and device class. The subgroups of table III which constitute the minimum electrical test requirements for screening, qualifications, and quality conformance by device class are specified in table II.

TABLE I. Electrical performance characteristics.

	Τ	.,	Device	Lim		
Test	Symbol	Test conditions $\frac{1}{}$	types	Min 	Max	Unit
High-level output voltage	v <sub>OH</sub>	V <sub>CC</sub> = 4.5 V;   I <sub>OH</sub> = -2 mA	02	2.4		V
Low-level output voltage	V <sub>OL</sub>	V <sub>CC</sub> = 5.5 V;   I <sub>OL</sub> = 9.6 mA	01,02		0.5	V
Input clamp voltage	VIC	V <sub>CC</sub> = 4.5 V;   I <sub>IN</sub> = -18 mA	01,02		  -1.2 	   V 
Maximum collector cut-off current	I CEX	v <sub>CC</sub> = 5.5 v;   v <sub>0</sub> = 5.5 v	01		100	lυA I
High-impedance (off-state) output high current	I <sub>OHZ</sub>	V <sub>CC</sub> = 5.5 V;   V <sub>O</sub> = 5.5 V	02	     	  100   	   14A 
High-impedance (off-state) output low current	Iolz	V <sub>CC</sub> = 5.5 V;   V <sub>O</sub> - 0.45 V	02	   	  -60 	   μΑ 
High-level input current	IIH	V <sub>CC</sub> = 5.5 V;   V <sub>IN</sub> = 5.5 V	01,02		   50 	   µA 
Low-level input current	IIL	V <sub>CC</sub> = 5.5 V;   V <sub>IN</sub> = 0.45 V	01,02	-1 	  -250 	   µА 
Short circuit output current	I <sub>OS</sub>	v <sub>CC</sub> = 5.5 V;   v <sub>OUT</sub> = GND	02	-10	   <b>-</b> 85 	mA
Supply current	I CC	V <sub>CC</sub> = 5.5 V;   V <sub>IN</sub> = 0;   outputs = open	01,02		  180 	mA   
Propagation delay time high-to-low level logic, input to output	tPHL1	V <sub>CC</sub> = 4.5 V   and 5.5 V;   C <sub>L</sub> = 30 pF   (See figure 5)	01,02		80	ns
Propagation delay time Low-to-high level logic, input to output	tpLH1		01,02		80	ns
Propagation delay time high-to-low level logic, enable to output	tPHL2	†   	01,02		50	ns
Propagation delay time low-to-high level logic, enable to output	tpi.H2 (t <sub>CO</sub> )	1	01,02		50	ns

<sup>1/</sup> Complete terminal conditions shall be specified in table III.

<sup>2/</sup> Not more than one output shall be grounded at one time. Output shall be at high logic level prior to test.

- 3.6 Marking. Marking shall be in accordance with MIL-M-38510. For programmed devices, the altered item drawing number shall be added to the marking by the programming activity. At the option of the manufacturer, the country of origin may be omitted from the body of the microcircuit, but shall be retained on the initial container.
- 3.7 <u>Processing options</u>. Since the FPLA is an unprogrammed device capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations, two processing options are provided for selection in the contract, using an altered item drawing.
- 3.7.1 Unprogrammed FPLA delivered to the user. All testing shall be verified through group A testing as defined in 3.2.2.1, tables it and III. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.
- 3.7.2 <u>Manufacturer-programmed FPLA delivered to the user.</u> All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing shall be satisfied by the manufacturer prior to delivery.
- 3.8 Microcircuit group assignment. The devices covered by this specification shall be in microcircuit group number 14 (see MIL-M-38510, appendix E).

MIL-STD-883	Subgr	oups (see tabl	e [1]
test requirements	Class S devices	Class B devices	Class C devices
Interim electrical parameters   (pre burn-in) (method 5004) 	1	1	None
Final electrical test parameters (method 5004) for unprogrammed devices	1*,2,3,7*,8	1*,2,3,7*,8	1
Final electrical test parameters (method 5004) for programmed devices	1*,2,3,7*,8,	1*,2,3,7*,8,   9	1,7,9
Group A test requirements (method 5005)	1,2,3,7,8,	1,2,3,7,8,	1,2,3,7,8,
Group C end-point electrical parameters (method 5005)	N/A	1,2,3,7,8	1,2,3,7
Group D end-point electrical parameters (method 5005)	1,2,3,7,8	1,2,3,7,8	1,2,3,7

TABLE II. Electrical test requirements.

- 1/ (\*) indicates PDA applies to subgroups 1 and 7 (see 4.2c).
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroup 7 and 8 shall consist of verifying the pattern specified.
  - 4. QUALITY ASSURANCE PROVISIONS

. .

4.1 <u>Sampling and inspection.</u> Sampling and inspection procedures shall be in accordance with MIL-M-38510 and methods 5005 and 5007, as applicable, of MIL-STD-883, except as modified herein.

# Device types 01 and 02 Case X




FIGURE 1. Terminal connections.

Device	type	01,02	01,02	5	05	
	r <sub>o</sub>		I	-	Hi Z	I
	<u>-</u>	_	<b>=</b>	<b>;</b> −ı	H;	I
_	F <sub>5</sub> F <sub>4</sub> F <sub>3</sub> F <sub>2</sub> F <sub>1</sub>	4	=	$\geq$	Hi Z	
Output level	<u></u>	ر ــ	Ŧ	=	Hi Z	
put	<b>₽</b>	ر _	=	=	Hi Z	
Out	r <sub>c</sub>	_	Ŧ	>1	Hi Z	
i	9	_	Ŧ	7	Hi Z	
	F,		I	<u></u>	Hi 7	
	I <sub>10</sub> I <sub>9</sub> I <sub>8</sub> I <sub>7</sub> I <sub>6</sub> I <sub>5</sub> I <sub>4</sub> I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>0</sub> F <sub>7</sub> I	×	×	×	×	
	1-	×	·×	~	×	
	12	×	×	×	×	
	13	×	×	<b>×</b>	*	
	14	×	×	×	×	
	15	×	×	×	×	
	1 9	×	×	×	×	
Address	1,	×	×	×	×	
Add	1 <sub>8</sub>	×	×	×	×	
	$^{\rm I}$	×	×	×	×	
	110	×	×	×	×	
	I.	×	×	×	×	
	13 112	×	×	×	×	
	113	×	×	×	×	
	14	×	×	×	×	
	115 [14	   ×	×	×	×	
	띵	٦	_	Ŧ	I	_
Circuit	type	A		A.B	A,B	_

NOTES:
1. Output disabled.
2. X = Input may be high, low level, open circuit or as defined in Appendix.
3. L = Low
4. H = High
5. Hi Z = High impedance.

FIGURE 2. Truth table (unprogrammed).

# Device types 01 and 02




FIGURE 3. Logic diagram.

# Device types 01 and 02 Circuit B






FIGURE 3. Logic diagram - Continued.



- NOTES: 1. R2 = 330 $\Omega$  ±5%. All outputs shall have separate identical loads. 2. All pulse generators have the following characteristics: V  $_{\rm IL}$  = -0.5 V minimum to 0.8 V maximum; V  $_{\rm IH}$  = 2.0 V minimum to 5.5 V maximum; 50% ±15% duty cycle and frequencies as specified in note 4. 3. V  $_{\rm CC}$  shall be high enough to insure 5.0 V minimum at the device V  $_{\rm CC}$  terminal.
- 4. Input frequencies are as follows:


Input	Frequency (±50%)
$Q_0$	f <sub>0</sub> = 100 kHz Min
Q <sub>1</sub>	$f_1 = 1/2 f_0$
Q <sub>2</sub>	$f_2 = 1/2 f_1$
$q_3^-$	$f_3 = 1/2 f_2$
Q <sub>4</sub>	$f_4 = 1/2 f_3$
Q <sub>5</sub>	$f_5 = 1/2 f_4$
$^{ m Q}_{ m 6}$	$f_6 = 1/2 f_5$
Q <sub>7</sub>	$f_7 = 1/2 f_6$
<sup>0</sup> 8	$f_8 = 1/2 f_7$
$Q_{9}$	$f_9 = 1/2 f_8$
Q <sub>10</sub>	$f_{10} = 1/2 f_9$
Q <sub>11</sub>	$f_{11} = 1/2 f_{10}$
Q <sub>12</sub>	$f_{12} = 1/2 f_{11}$
Q <sub>13</sub>	$f_{13} = 1/2 f_{12}$
Q <sub>14</sub>	$f_{14} = 1/2 f_{13}$
Q <sub>15</sub>	$f_{15} = 1/2 f_{14}$
<sup>Q</sup> 16	$f_{16} = 1/2 f_{15}$


FIGURE 4. Burn-in and life test circuit.



- Test table for devices programmed in accordance with an altered item drawing may be replaced by the equivalent tests which apply to the specific program configuration for the resulting FPLA.
   C<sub>L</sub> = 30 pF minimum, including jig and probe capacitance; R<sub>1</sub> = 300% ±25%
- and  $R_2 = 600\Omega \pm 20\%$ .
- 3. Outputs may be under load simultaneously.

FIGURE 5. Switching time test circuit.





# NOTES:

- 1. R  $_{l}^{-}$  = 4.7 k  $\!\Omega$  ±5%. All outputs shall have separate identical loads.
- 2. For the freeze-out test, all address inputs shall be either high, low, or open.
- Burn-in circuit may be used to perform this test. (See 4.3 d.) All address input shall be either high, low, or open.

FIGURE 7. Freeze-out test bias configuration.

Test limits V<sub>CC</sub> 28 23 56 **187** 22 110 7,7 111 23 112 22 \$ 87 12 I14 115 20 -18 ■ 8 6 11 Group A inspection for device type 01. 112 윭 & 14 2. 21 2. = 2 7 P. 13 14 1, 3 footnotes at eni of table. MIL-STD-883 Symbol Sabgroup

HIL-H-38510/502 (USAF)

	Substone Symbo STD-	* ×				7		9				ļ	01		12	13	14 1	15 16		1.1	18	19	50	2	- 22	23		7.7	25	26	7.2	28	Kessure	Test limits	imits     Unit
	883 method	d No.	H	7.	. I.e	ī.	4				1-	ļ	F <sub>7</sub>   F <sub>6</sub>		F.s	F.	GND F	F3 F2	-	F <sub>1</sub>	0,	lg.	z <sub>1</sub>	71.	I13	112		1,11	110	19	81	, vc	teminal	1 Min	×e E
rc 1 Joex		60							<u></u>							ļ	£ —	2		5.5 V 5.5	5.5 V	4.5 v				H						» —	222		20
		5 3														5.5 V	- <u>-</u> -	5.5 V	 •																
												1 5.5 v		5.5 v   5.5	5.5 v																		2.47		
) 1 1 1	3005	89		CND	8	GE GE	93	Q S	GE	CND	CND			-	+-		+	+-	+-			GND	GND	GKD	S.	CND	GND		ONO	CND	CNO	-	.s		180 114
	Same tests and terminal conditions as insubgroup 1, except TC * 125°C.	termina	condit	ions as i	n subgro	up 1, es	Cept T <sub>C</sub>	- 125°C																İ											
3 Same	Same tests and terminal conditions as in subgroup 1, except T <sub>C</sub> = -55°C. Fine-	termina)	condit	t sw suo!	n subgro	up 1, ex	cept T <sub>C</sub>	3.55- a	_		[	-	-	-	-	ŀ		1	-	-		CSU	-	-	-	F	-	1		1	7	1	(8)		-
Fc = 25°C tional		: 		i 	îı <b></b>	i 	ā	3 <sub>1</sub>	સ <del></del>	ने। 		े। 		"'  -		 -		 31		·	i		i+	i 	i 			,					Outputs		
Same	Same tests and terminal conditions as in subgroup 7, except $T_{\rm C}$ = -55°C.	terminal	condita	ons as i	n subgro	up 7, ex	cept T <sub>C</sub>	55°C									! 																		
F <sub>C</sub> = 25°C FPHL1	1 3003 Fig. 5	5 70		77	/2 -	/2	/i	72	75	2		7		75	3/	3/	§ -	3/	<u>)</u>	3/	3/	CND	75	72 -			77	77	72	77	77	/2	(8) Orcputs		80 ns
t PLH1	=	1	L	_	<u> </u>	+	-		<u> </u>	-	-	+	-	+-	+	#	+	<del> -</del> -	+-	F	L		-	-	-	_	-	L				_		L	08
t PHL2	2	72	_	_	-	_	-		-	ļ-	-	-		-	-	‡	+	+-	-		L	<u> </u>	-											L	05
t PLH2	1 21	5	_	-	-	-	-	-	-	-	Ŀ	_	-	-	-	-	-	-	-	_	-	-	-	-	_	_		_	-	-	-	-	<b>-</b>	_	05
Same	Same tysts, terminal conditions and limits as subgroup 9, except $T_C=1.25^{\circ}G$	rainal co	ndition	and lim	its as s	ubgroup	9, exce	r Tc =	125°C.																										

1) The functional tests shall verify that no foves are blown for upprogrammed devices or that the direct item drawing pattern exists for programmed devices, see table 110. The functional tests shall be accomplished as defined in the appendix for unprogrammed devices.

2/ (Programmed device) The test ultil theck all inputs, gatest and surputs this have been programmed. Propagation test for tappin typic, prize the computer of the test shall be performed with Vgc = 4.5 V, and Vgc = 5.5 V.

3/ The outputs are loaded per figure 5.

4/ For programmed devices, select an appropriate set of inputs to acquire the derived output state.

Unit	İ				<u> </u>	
		·			8	8
Test limits	¥ E	-1	<u>-</u>		<u> </u>	
	ž				Ī	
Measured			5555555	2222222	777777777776 9777777	u = U I I I I I I I I I I I I I I I I I I
8	ğ	. 5.4	>	s	»	
						>
2.	.=	8:	41		0.45 v	
		-18 m.A.			0.45 V	» \$.
× ×	ī,		31			
2	1,10	<b>%</b> 91-	31	-	0.45 V	a s :
7.	5	-18 mA	7-1		A \$7.0	
_	_ [	ž Š			10.45 v	S. 5 v
23	1,12		31			
2	r <sub>1</sub>	<b>វ</b> ឌុ	41		0.45 V	5.5 V
	-=-					
12	ž.	198	şı	-	v 24.0	
					v 4.45	
20	115	1 er	31			
61	8	81- Am 81-			0.45 V	5.5 %
<b>s</b>	,0		9.6	<b>1</b>		
			1	<u> </u>		
=	<u></u>		í	\$ 		
2			9.6	1 ''		
				1 ?		
=-	F3					
4	e S	g				
			<b>1</b>	¥ 7		
	F.		<del>-</del>			
2	r,		¥	-2 mA		
			9.6 EA	<b>1</b>		
=			<u>-</u>			
2	7.		¥ 9.6	-7 mY		
		1	\			>
					<u> </u>	<u></u>
*	<i>:</i> -	¥8 :-	31	-	0.45 V	v s.s
,		*	3,		v 25.0	»
	1,2	\$2 1		<del> </del>		
۰	13	s	31		y \$4.0	· · · · · · · · · · · · · · · · · · ·
~	1,4	₹6 82 1			0.45	» S
	- <u>-</u> -	1	+	<u> </u>		>
,	1,	* * * * * * * * * * * * * * * * * * *	31		25.00	> ss
	مد	<b>1</b>		-	, 4 , 4	» »
		1	T		> 24.	
	-1,	8	31	ļ	4:	
-	E					
		**************************************	2222222	33 33 33 33 33 33 33 33 33 33 33 33 33	33 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	252428282828282
<u> </u>	<u> </u>			<del> </del>		
717	883 ethod		390	90	3000	30
Symbol	} 	NIC .	ъ	§	12	<u> </u>
		23.c			1	

MIL-M-38510/502 (USAF)

TABLE III. Group A irspection for device type 02 - Continued.

The state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the state of the s		-TIM	8 ×			e			· · · ·				07	= 	12				15   16			81	61	20	12		 23	54	25	56	- 1 27		Measur		Test limits	Unit
The control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the control of the co	d no se	symbol 315   883  metho	-i	ì	17	] e	I s	137	1.3	I2		+			<u></u> +			<del> </del>	<b></b> -			F <sub>0</sub>	150	1,15		t	 	11,	110	19	81	A <sub>CC</sub>	temin			
1	1c = 25°C	LOHZ	69 72 72 74 75 75		31	31	31	3. ———	31	31	31			1						r			8	31	31		 	31	21	<b>4</b> 1	31	\$	L		8	4
Type 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		101.2	76 77 77 78 80 81 83	•							ļ <del></del>		54.0		1	1	vo.	è				y \$5.					 								9	-
								-					ON CR		1			<del>6</del>				D.	-				 						0.50.50.50.50		* <del>-</del>	1
Some title and terminal conditions as insubgroup 1, except T <sub>c</sub> = -55°C.  Some title and terminal conditions as insubgroup 1, except T <sub>c</sub> = -55°C.  Some title and terminal conditions and limits as subgroup 9, except T <sub>c</sub> = 125°C.  Some title and terminal conditions and limits as subgroup 9, except T <sub>c</sub> = 125°C.  Some title and terminal conditions and limits as subgroup 9, except T <sub>c</sub> = -55°C.  Some title and terminal conditions and limits as subgroup 9, except T <sub>c</sub> = -55°C.	_	ICC   300	5 92	11 condit	CND             	in subgre	GND oup 1, e	GFD xcept T <sub>C</sub>	GND - 125*(		CND		+-	+-	+-	+-	+-						GND	GND	GND	CME				Q.R.D	GND	-	, o		180	γu
Sime tate and terminal conditions as in subgroup 7, except T <sub>c</sub> = 125°C and T <sub>c</sub> = -55°C.  Fig. 11 Fig. 5 94 27 27 27 27 27 27 27 27 27 27 27 27 27	25°C	Same tists and Func- 1/	d terming	al condi	ions as	in subgr	oup 1, e	xcept T <sub>C</sub>	-55*									ļ <del> </del>			/1		CND	7	1 1		 	17	1/	7	7	71	.8)   Oitp			
FMLI 1903 94 21 21 21 21 21 21 21 21 21 21 21 21 21		Same trats and	d termina	1 condit	ions as	n subgro	oup 7, e	xcept T <sub>C</sub>	- 125	C and T <sub>C</sub>	555	ن ا						+									 -					-	-	-	_	
Trans. 96   France of times as subgroup 9, except TC = 135°.   Same tists, terminal conditions and limits as subgroup 9, except TC = 554me tists, terminal conditions and limits as subgroup 9, except TC = 55%.	25°C				75	77	22	12	77	<u></u>								1	$\vdash$		<del>3</del>		GND	20	12		7.	77	72	24	/2	77	(8. 8)		98	ž –
		t PHL2	96 6		++-	+	#	+	#	#	+-	#	<b>   </b>  -	<u></u>	$\pm \mathbb{L}$	+	<del>    -</del>		++-		-	-	+	<b></b>	-		1	+					<del>_</del>	11-	50	-
		Same tists, t	erminal c	condition	is and li	mits as	subgroup	, 9, ексе	*pt Tc =	. 125°c.																										
		Same tists, t	erminal	condition	il bus ard	mits as	nozgqns	, 9, exce	Ppt TC =	55°C.																										

If the functional tests shall varify that no fuse are bloom for upprogrammed davices or that the almost drawing pattern exists for programmed davices (see cab) [13]. The functional tests shall be accomplished in defined in the appendix for uppogrammed devices.
If programmed davices has car till once all impace, saces, and notypus talk have been engrammed. Propagation test for typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, typil, to outputs are loaded per figure 5.
When programmed devices, select an appropriate set of imputs to require the desired output state.

TABLE IV. Programming characteristics - Circuit A, 4/

	T	T	T L:	imits		
Symbol	Parameter	Test conditions	Min		Max	Unit
V <sub>CCS</sub> <u>1/2</u> /	  V <sub>CC</sub> supply (program/verify  "OR" verify output program)	I <sub>CCS</sub> = 550 mA, min   (Transient or steady state)	8.25	8.5	8.75	V
v <sub>CCL</sub>	V <sub>CC</sub> supply (Program output polarity)		0	0.4	0.8	V
$I_{CCS}$	I <sub>CC</sub> limit (Program "OR")	V <sub>CCS</sub> = +8.50 <u>+</u> .25 V	550		1,000	mA
v <sub>ОРН</sub> <u>2</u> /	Output voltage (Program output polarity)	I <sub>OPH</sub> = 300 <u>+</u> 25 mA	16.0	17.0	18.0	V
V <sub>OP1</sub>	Output voltage (Idle)		0	0.4	0.8	V
  I <sub>OPH</sub> 	  Output current limit  (Program output polarity) 	V <sub>OPH</sub> = +17 <u>+</u> 1.0 V	275	300	325	mA
  v <sub>IH</sub>	Input voltage (Logic "1")		2.4	   	   5.5 	   v 
VIL	Input voltage (Logic "0")		0	0.4	0.8	   v 
IIH	Input current (Logic "1")	V <sub>IH</sub> = +5.5 V			50	   μ <b>Α</b> 
I <sub>IL</sub>	Input current (Logic "0")	V <sub>IL</sub> = 0 V		   	  -500 	  μΑ 
V <sub>OHF</sub>			2.4	   	5.5	! ! v !
v <sub>OLF</sub>			   0 	   0.4 	0.8	   V 
I <sub>OHF</sub>	Output current (Logic "1")	V <sub>OHF</sub> = +5.5 V	 	   	   100 	   yus 
I <sub>OLF</sub>	Output current (Logic "0")	V <sub>OLF</sub> = 0 V	 	   	   -1	   mA
  v <sub>IX</sub> 	CE program enable level		9.5	   10 	10.5	   v 
IIXI	  Input variables current 	V <sub>IX</sub> = +10 V		 	2.5	mA
  1 <sub>1X2</sub> 	CE input current	V <sub>IX</sub> = +10 V		!   	5.0	mA
  V <sub>FEH</sub> <u>2</u> / 	FE supply (Program)	I <sub>FEH</sub> = 300 <u>+</u> 25 mA  (Transient or steady state)	16.0	  17.0 	18.0	   V 
  V <sub>FEL</sub>	FE supply (Idle)		1.25	1.5	1.75	   v

See footnotes at end of table.

TABLE IV. Programming characteristics - Circuit A 4/ - Continued.

		- I		imits		Ţ
Symbol	Parameter	Test conditions	Min	Type	Max	Unit
I <sub>FEH</sub>	FE supply current limit	V <sub>FEH</sub> = +17 <u>+</u> 1.0 V	  275 	300	325	l mA
v <sub>CCP</sub> <u>1</u> /	V <sub>CC</sub> supply (Program "AND")	  I <sub>CCP</sub> = 550 mA, min  (Transient or steady state) 	4.75	5.0	5.25	V I
I <sub>CCP</sub>	I <sub>CC</sub> limit (Program "AND")	V <sub>CCP</sub> = +5.0 <u>+</u> .25 V	  550 		1,000	mA
V <sub>OPF</sub>	Forced output (Program)		9.5	10	10.5	   V 
I <sub>OPF</sub>	Output current (Program)				10	mA
T <sub>R</sub>	Output pulse rise time	1	10	   	  50 	   µs 
tp	CE programming pulse width		1 1	 	1.5	   ms 
t <sub>D</sub>	Pulse sequence delay		  10 	   	 	   µs 
T <sub>PR</sub>	  Programming time		   	.6	 	ms
T <sub>PR</sub> T <sub>PR</sub> + T <sub>PS</sub>	Programming duty cycle				   50   	  % 
FL	Fusing attempts per link				   2 	  cycle 
v <sub>s</sub> <u>3</u> /	Verify threshold		1.4	1.5	1.6	   V

<sup>1/</sup> Bypass  $V_{CC}$  to GND with a 0.01  $\mu f$  capacitor to reduce voltage spikes.

 $<sup>\</sup>underline{2}/$  Care should be taken to ensure that the voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.

<sup>3/</sup> V<sub>S</sub> is the sensing threshold of the FPLA output voltage for a programmed link. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.

<sup>4/</sup> These are specifications which a Programming System must satisfy.

<sup>5/</sup>  $T_C = 25 °C.$ 

TABLE V. Programming specifications - Circuit B.

Symbol	Characteristic		Recomm	ended	1/	Comments
symbol	Characteristic	Min	Value	Max	Units	
v <sub>IH</sub>	TTL levels	2.4	5.0	  5.0 	v	Apply to appropriate address and output pins. Do not leave pins
V <sub>IL</sub>		0	l 0 l	0.4	V	open.
ĈE.		2.4	  5.0 	  5.0 	V	
v <sub>op</sub>	Programming voltage pulse	17.5	18.0	118.5	V	Apply to the appropriate output pin.
t <sub>PW</sub>	Programming pulse width Duty cycle,	!	0.18	50	ms	
	programming pulse		20		% 	Maximum duty cycle to maintain $T_C < 85^{\circ}C$
tr		0.5	1.0	3.0	μs 	
	Number of pulses required	1	4	8	 	
v <sub>CC</sub>	Power supply voltage	4.9	5.0	  5.1 	   V 	
t <sub>c</sub>	Case temperature		25	  85 	   °C 	
I <sub>VP</sub>	Programming pulse current max (V <sub>P</sub> pin)			  200 	mA	   If pulse generator is used, set   current limit to this max value. 
I <sub>OP</sub>	Programming pulse current max (any output pin)	 		100	mA	If pulse generator is used, set current limit to this max value.
v <sub>CC</sub>	Low V <sub>CC</sub> read		   4.4 	   5.0	   V 	  Programming read verify. 
v <sub>P</sub>	Programming voltage	14.5	15.0	15.5	l v	Pin 1

 $<sup>\</sup>underline{1}/T_{C} = 25^{\circ}C.$ 

TABLE VI. Summary of pin voltages - Circuit B.

	Read	Program product "AND" matrix	Verify   product   "AND"   matrix	Program summing matrix	Verify   summing   matrix	Program output polarity	Verify output polarity		
Pin 1 (FE)	FE)   ***   18   ***		   *** 	  *** 	  ***	   *** 	  *** 		
Pin 2 (17)	  TTL 	12.0*	12.0*	  12.0 	12.0	112.0	12.0		
Pin 3 (I6)	   TTL 	12.0*	12.0*	112.0	12.0	12.0			
Fin 4 (15)	  TTL	12.0*	12.0*	  TTL 	TTL.	   TTI. HIGH 	  TTI. HIGH 		
Pin 5 (14)	  TTL 	12.0*	12.0*	  TTL	  TTL 	TTL HIGH	TTL HIGH		
Pin 6 (I3)	  TTL 	12.0*	12.0*	  TTL 	TTL	TTL HIGH	TTL HIGH		
Pin 7 (12)	  TTL	12.0*	12.0*	  IIL 	TTL	TTL HIGH	TTL HIGH		
Pin 8 (I1)	TTL	12.0*	  12.0* 	  TTL 	TTL	TTL HIGH	TTL HIGH		
Pin 9 (IO)	  TTL	12.0*	  12.0* 	  TTL 	  TTL 	TTL HIGH	TTL HIGH		
Pin 10 (F7)	  READ	TTL	TTL	****	READ	***	READ		
Pin 11 (F6)	READ	TTL	TTL	****	READ	****	  READ 		
Pin 12 (F5)	READ	TTL	TTL	**** 	READ	  ****	  READ 		
Pin 13 (F4)	READ	TTL	TTL	****	READ	****	READ		
Pin 14 (GND)	GND	GND	GND	GND	GND	GND	   GND 		
Pin 15 (F3)	READ	TTL	TTL	****	READ	****	READ		
Pin 16 (F2)	READ	TTL	TTL	***	READ	***	READ		
Pin 17 (F1)	READ	** 	** 	  ****	  READ 	****	  READ		
Pin 18 (F0)	READ	  READ	READ	****	READ	****	READ		
Pin 19 (CE)	TTL LOW	TTL HIGH	TTL HIGH	TTL HIGH	TTL LOW	  TTL HIGH 	  TTL LOW 		
Pin 20 (I15)	TTL	112.0*	12.0*	TTL HIGH	TTL HIGH	TTL HIGH	12.0		
Pin 21 (I14)	TTL	12.0*	12.0*	TTL HIGH	12.0	12.0	TTL HIGH		

See footnotes at end of table.

TABLE VI. Summary of pin voltages - Circuit B - Continued.

	Read	Program product "AND" matrix	Verify product "AND" matrix	Program summing matrix	Verify   summing   matrix	Program output polarity	Verify output polarity	
Pin 22 (I13)	TTL	12.0*	12.0*	12.0	TTL HIGH	12.0	TTL HIGH	
Pin 23 (I12)	   TT].	12.0*	12.0*	112.0	12.0	12.0	12.0	
Pin 24 (I11)	TTL	12.0*	12.0*	12.0	12.0	12.0	  12.0 	
Pin 25 (I10)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0	
Pin 26 (19)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0	
Pin 27 (18)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0	
Pin 28 (V <sub>CC</sub> )	5.0	5.0	5.0	5.0	12.0	5.0	15.0	

<sup>\*</sup>For selection of input apply TTL HICH or TTL LOW
\*\*Left open or TTL HICH.
\*\*\*Left open or grounded.
\*\*\*\*Left open, TTL HIGH, or programming pulse.
The program table is used for coding FPLAs.

- 4.2 <u>Screening.</u> Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test (method 1015 of MIL-STD-883). Test condition D or E using the burn-in circuit as shown on figure 4 or equivalent.
  - b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
  - c. The percent defective allowable (PDA) for class S devices shall be as specified in MIL-M-38510. The PDA for class B devices shall be 10 percent based on failures from group A, subgroups 1 and 7 test after cooldown of final electrical test in accordance with method 5004 of MIL-STD-883, and with no intervening electrical measurements. If interim electrical parameter tests are performed prior to burn-in, failures resulting from pre burn-in screening may be excluded from the PDA. If interim electrical parameter tests prior to burn-in are omitted, then all screening failures shall be included in the PDA. The verified failures of group A, subgroups 1 and 7, after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent defective for that lot. The lot shall be accepted or rejected based on the PDA for the applicable device class.
  - d. Freeze-out test. This test shall be conducted as a 100 percent screen on all class S devices and as an additional subgroup for group C for class B and class C devices (see 4.4.2d). Within no more than 24 hours after completion of burn-in and prior to final electrical test, all devices containing nichrome resistors (see 3.7.1 and 3.7.2) shall be subjected to a freeze-out test. If more than 24 hours have elasped subsequent to the 125°C burn-in exposure, devices shall be conditioned with at least 125°C for a minimum of 5 hours immediately prior to the freeze-out test. When the freeze-out test is performed, the 25°C final electrical test parameters shall be completed 96 hours after completion of the freeze-out test. The freeze-out test shall be conducted as follows:
    - 1. Connect devices in the electrical configuration of figure 7 or in the burn-in configuration of figure 4 with the bias cycled, 3 minutes on and 3 minutes off, throughout the duration of the test.
    - 2. Reduce device temperature to  $\rm T_A$  = -10  $^{\circ}$   $\pm 2\,^{\circ}\rm C$  with the bias cycled and maintain at that temperature for a minimum of 5 hours duration.
    - 3. With the cycled bias maintained, allow  $T_A$  to go to room temperature (by removal from the cold chamber or termination of forced cooling but with no forced heating) and retain for a minimum of 19 hours subsequent to the completion of the 5-hour cold soak.  $T_A$  shall not exceed 35°C during this period.
    - 4. Remove bias and subject all devices to subgroup 1 final electrical test to establish continuity of the nichrome resistors and remove all failed devices from the lot. For class S devices count them as screening rejects subject to the PDA requirements of 4.2c.
  - e. All devices processed by the manufacturer to an altered item drawing shall be programmed prior to burn-in.
- 4.3 Qualification inspection. Qualification inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4). Qualification data for subgroups 7, 8, 9, 10, and 11 shall be by attributes only.
- 4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

- 4.4.1 Group A inspection. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883 and as follows:
  - a. Tests shall be as specified in table II.
  - b. Subgroups 4, 5, and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
  - c. For unprogrammed devices, a sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve (12) devices shall be submitted to programming (see 3.2.2.1). If more than two devices fail to program, the lot shall be rejected. At the manufacturers option, the sample may be increased to 24 total devices with no more than four total device failures allowable.
  - d. For unprogrammed devices, ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than two total devices fail in all three subgroups, the lot shall be rejected. At the manufacturers option, the sample may be increased to twenty total devices with no more than four total device failures allowable.
- 4.4.2 <u>Group B inspection.</u> Group B inspection shall be in accordance with table II of mathod 5005 of MIL-STD-883.
  - a. Water drop test. This test shall be added to group B for class S devices. The devices selected for subgroup 2(b) testing shall be a sealed, electrically good unprogrammed device which has passed the applicable screening and group A electrical test requirements. The device shall be carefully delidded and functionally verified to contain no programmed bits. Power shall be applied (or continuously cycled through its test sequence), for the duration of the test. A drop of deionized water (resistivity of 5 megohms minimum at the point of use and at 25°C) shall be placed on the memory element containing nichrome film resistors so as to completely cover a minimum of 25 percent of the memory bits without touching any bonding pads, wires, or exposed metallization. Examination of the water drop at 20X magnification during placement with a micropipette is sufficient to determine coverage. The water drop shall be allowed to remain with the device under power for a minimum of 3 minutes duration. The power shall be removed, the device dried, and the device functionally verified to contain no programmed bit. Failure of any functional test which results from an open thin nichrome resistor (other than test equipment induced) shall fail the lot.
  - b. Class S devices selected for testing in subgroup 5 (table IIa of method 5005 of MIL-STD-883) shall be programmed in accordance with 3.2.2.
  - c. Steady state life test for class S devices shall be in accordance with table IIa (subgroup 5) of method 5005 of MIL-STD-883 using a circuit submitted to the qualifying activity for approval. If the alternate burn-in conditions are used, the circuit on figure 5 or equivalent shall be used.
- 4.4.3 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883 and as follows:
  - a. End-point electrical parameters shall be as specified in table II herein.
  - b. Steady state life test (method 1005 of MIL-STD-883) conditions:
    - 1. Test condition D or E, using the circuit shown on figure 4, or equivalent.
    - 2.  $T_A = 125$ °C minimum.
    - 3. Test duration: 1,000 hours, except as permitted by appendix B of MIL-M-38510 and method 1005 of MIL-STD-883.
  - c. For qualification, at least 50 percent of the sample selected for testing in subgroup 1 shall be programmed (see 3.2.2). For Quality Conformance Inspection, the programmability sample (see 4.4.1c) shall be included in the subgroup 1 tests.

- d. For classes B and C devices, the freeze-out test shall be added to group C as subgroup 3 (see 4.2d) and shall be conducted with an LTPD = 10. Perform steps 1, 2, and 3 of 4.2d three times for a total test duration of 72 hours before performing step 4.
- 4.4.4 <u>Group D inspection</u>. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883; end-point electrical parameters shall be as specified in table II herein.
- 4.4.5 <u>Inspection of packaging</u>. The sampling and inspection of the preservation-packaging, packing, and container marking shall be in accordance with the requirements of MIL-M-38510, except that the rough-handling test shall not apply.
- 4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:
- 4.5.1 <u>Voltage and current</u>. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional and positive when flowing into the referenced terminal.
- 4.6  $\frac{Programming\ procedure\ for\ circuit\ A.}{IV\ and\ the\ following\ procedures\ shall\ be\ used\ for\ programming\ the\ device.}$ 
  - 4.6.1 Output polarity.
- 4.6.1.1 Program active low (F function). Program output polarity before programming "AND" matrix and "OR matrix. Program 1 output at a time. (S) links of unused outputs are not required to be fused.
  - a. Set GND (pin 14), and FE (pin 1) to 0 V.
  - b. Set V<sub>CC</sub> (pin 28) to V<sub>CCL</sub>.
  - c. Set  $\overline{CE}$  (pin 19), and  $I_0$  through  $I_{15}$  to  $V_{IH}$ .
  - d. Apply  $V_{\mathrm{OPH}}$  to the appropriate output, and remove after a period  $t_{\mathrm{p}}$ .
  - e. Repeat step D to program other outputs.

# 4.6.1.2 Verify output polarity.

- a. Set CND (pin 14) to 0 V, and  $V_{\rm CC}$  (pin 28) to  $V_{\rm CCS}$ .
- b. Enable the chip by setting CE (pin 19) to VIL.
- c. Address a non-existent P-term by applying  ${\rm V_{I\,H}}$  to all inputs  ${\rm I_0}$  through  ${\rm I_{15}}.$
- d. Verify output polarity by sensing the logic state of outputs  $\mathbf{F}_0$  through  $\mathbf{F}_7$ . All outputs at a high logic level are programmed active low ( $\mathbf{F}_p$  function), while all outputs at a low logic level are programmed active high ( $\mathbf{F}_p$  function).
- e. Return V<sub>CC</sub> to V<sub>CCP</sub> or V<sub>CCL</sub>.
- f. For class S and B devices, if any output polarity does not verify as programmed, it shall be considered a programming reject. For class C devices, if any output does not verify as programmed, repeat 4.6.1.1 one time only. Outputs which fail to program the second time shall be considered programming rejects.

#### 4.6.2 "AND" Matrix.

- 4.6.2.1 Programming input variable. Program 1 input at a time and 1 P-term at a time. All input variable links of unused P-terms are not required to be fused. However, unused input variables must be programmed as Don't Care for all programmed P-terms.
  - a. Set GND (pin 14) to 0 V, and  $V_{CC}$  (pin 28) to  $V_{CCP}$ .
  - b. Disable all device outputs by setting  $\overline{\text{CE}}$  (pin 19) to  $v_{\text{IH}}$ .
  - c. Disable all input variables by applying  $V_{1\chi}$  to inputs  $I_0$  through  $I_{15}$ .
  - d. Address the P-term to be programmed (No. 0 through 47) by forcing the corresponding binary code on outputs  ${\rm F}_0$  through  ${\rm F}_5$  with  ${\rm F}_0$  as LSR. Use standard TTL logic levels  ${\rm V}_{\rm OHF}$  and  ${\rm V}_{\rm OLF}$ .
  - e. If the P-term contains neither  $I_0$  or  $\overline{I}_0$  (input is a Don't Caro), fuse both  $I_0$  and  $I_0$  links by executing both steps f and g, before continuing with step k.
  - f. If the P-term contains  $I_0$ , set to fuse the  $\overline{I}_0$  link by lowering the input voltage at  $I_0$  from  $V_{1X}$  to  $V_{1L}$ . Execute steps b, i, and i.
  - g. If the P-term contains  $\overline{1}_0$ , set to fuse the  $1_0$  link by lowering the input voltage at  $1_0$  from  $V_{IX}$  to  $V_{IL}$ . Execute steps b, i, and j.
  - h. After  $t_D$  delay, raise FE (pin 1) from  $V_{\rm FEL}$  to  $V_{\rm FEH}$ .
  - i. After  $t_D$  delay, pulse the  $\overline{\text{CE}}$  input from  $\text{V}_{I\,I\!I}$  to  $\text{V}_{I\,X}$  for a period  $t_p$  .
  - j. After to delay, return FE imput to VFEL.
  - k. Disable programmed input by returning  $I_{O}$  to  $V_{IX}$ .
  - 1. Repeat steps e through k for all other input variables.
  - m. Repeat steps d through e for all other P-terms.
  - n. Remove V<sub>IX</sub> from all input variables.

#### 4.6.2..2 Verify input variable.

- a. Set GND (pin 14) to 0 V, V<sub>CC</sub> (pin 28) to V<sub>CCP</sub>, and FE (pin 1) to V<sub>FF1</sub>.
- b. Enable F7 output by setting CE to  $V_{\mbox{IX}}$ .
- c. Disable all input variables by applying  ${
  m V}_{{
  m IX}}$  to inputs  ${
  m I}_0$  through  ${
  m I}_{15}$ .
- d. Address the P-term to be verified (No. 0 through 47) by forcing the corresponding binary code on outputs  ${\bf F}_0$  through  ${\bf F}_5$  .
- e. Interrogate input variable Io as follow:
  - 1. Lower the input voltage to  $\mathbf{I}_O$  from  $\mathbf{V}_{IX}$  to  $\mathbf{V}_{IH},$  and sense the logic state of output F7.
  - 2. Lower the input voltage to  $\mathbf{I}_{O}$  from  $\mathbf{V}_{IH}$  to  $\mathbf{V}_{IL},$  and sense the logic state of output  $\mathbf{F}_{7}.$

f. The state of  $\mathbf{I}_0$  contained in the P-term is determined in accordance with the following truth table:

Io	F 7	Input variable state contained in P-term 1/
0	1	$\overline{\mathfrak{I}_0}$
1	0	-0
0	0	10
1	1	
1 0	1	Don't care
1	1	
0	0	$(I_0), (\overline{I}_0)$
1	0	(10), (10)

- $\underline{1}\,/\,$  Two tests are required to uniquely determine the state of the input variable contained in the P-term.
- g. Disable verified input by returning to  $\mathbf{I}_0$  to  $\mathbf{V}_{\text{IX}}.$
- h. Repeat steps e and g for all other input variables.
- i. Repeat steps d through h for all other P-terms.
- j. Remove  $\mathbf{V}_{\mathbf{I}\,\mathbf{X}}$  from all input variables.
- k. For class S and B devices, if any gate does not verify as programmed, it shall be considered a programming reject. For class C devices, if any gate does not verify as programmed, repeat 4.6.2.1 one time only. Gates which fail to program the second time shall be considered programming rejects.

# 4.6.3 "OR" (Sum) Matrix.

4.6.3.1 Program product term. Program 1 output at a time for a P-term at the time. All  $P_n$  links in the "OR" matrix corresponding to unused outputs and unused P-terms are not required to be fused.

- a. Set GND (pin 14) to 0 V, and  $V_{CC}$  (pin 28)to  $V_{CCS}$ .
- b. Disable the chip by setting  $\overline{ ext{CE}}$  (pin 19) to  $ext{V}_{ ext{IH}}.$
- c. Set inputs  $\rm I_6$  through  $\rm I_{15}$  to  $\rm V_{IH}$  or  $\rm V_{IL}.$
- d. Address the P-term to be programmed (No. 0 through 47) by applying the corresponding binary code to input variables  $\rm I_0$  through  $\rm I_5$ , with  $\rm I_0$  as LSB.
- e. If the P-term is contained in output function  $F_0$  ( $F_0$  = 1 or  $F_0$  = 0), go to step g, (fusing cycle not required).
- f. If the P-term is not contained in output function  $F_0$  ( $F_0$  = 0 or  $F_0$  = 1), set to fuse the  $P_n$  link by forcing output  $F_0$  to  $V_{OPF}$ .
- g. After  $t_{D}$  delay, raise FE (pin 1) from  $V_{\mbox{\scriptsize FEL}}$  to  $V_{\mbox{\scriptsize FEH}}.$

- h. After  $t_D$  delay, pulse the CE input from  $V_{IH}$  to  $V_{IX}$  for a period  $t_p$ .
- i. After  $t_D$  delay, return FE input to  $V_{\mbox{\scriptsize FEL}}$ .
- j. After to delay, remove VopF from output Fo.
- k. Repeat steps e through j for all other output functions.
- 1. Repeat steps d through k for all other P-terms.
- m. Remove V<sub>CCS</sub> from V<sub>CC</sub>.

#### 4.6.3.2 Verify product term.

- a. Set CND (pin 14) to 0 V, and  $V_{\rm CC}$  (pin 28) to  $V_{\rm CGS}$ ).
- b. Enable the chip by setting  $\overline{CE}$  (pin 19) to  $V_{\mathrm{LL}}$ .
- c. Set inputs Io through I15 to VIH and VIL.
- d. Address the P-term to be verified (No. 0 through 47) by applying the corresponding binary code to input variables  $I_0$  through  $I_3$ .
- e. To determine the status of the  $P_n$  link in the "OR" matrix for each output function  $F_p$  or  $F_p$  sense, the state of outputs  $F_0$  through  $F_7$ . The status of the link is given by the following truth table.

Outp		
Active high	Active low	P-term link
(F <sub>p</sub>	(F <sub>P</sub> )	!
0	<u> </u>	Fused
1	0	Present
		1

- f. Repeat steps d and e for all other P-terms.
- g. Remove V<sub>CCS</sub> from V<sub>CC</sub>.
- h. For class S and B devices, if any bit does not verify as programmed it shall be considered a programming reject. For class C devices, if any bit does not verify as programmed, repeat 4.6.3.1, one time only. Bits which fail to program the second time shall be considered programming rejects.
- 4.7 Programming procedure for circuit E. The programmed specifications on table V and the following procedures shall be used for programming the device.

## 4.7.1 Program "PRODUCT (AND)" matrix.

- 4.7.1.1 All 48 AND gates of the product matrix are fuse linked to both the true and false lines of every input buffer in the initial unprogrammed state. The initial logic expression for the 48 unprogrammed AND gates is  $I_0 \bullet I_1 \circ I_1 \circ I_1 \circ I_1 \circ I_1 \circ I_1 \circ I_1 \circ I_1 \circ I_2 \circ I_1 \circ I_1 \circ I_2 \circ I_2 \circ I_1 \circ I_2 \circ I_2 \circ I_2 \circ I_3 \circ I_2 \circ I_3 \circ I_4 \circ I_4 \circ I_5 \circ I_5 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I_6 \circ I$ 
  - a. Connect pin 28 ( $V_{CC}$ ) to 5.0 V.
  - b. Connect pin 14 (GND) to ground.
  - c. Connect pin 19 (CE) to a TTL HIGH level.
  - d. Apply TTL levels to pins 10 through 13, 15, and 16 ( $F_7$  through  $F_2$ ) to address an on-chip one of forty-eight decoder to select the AND gate to be programmed ( $F_7$  = LSB and  $F_2$  = MSB).
  - e. Apply 12.0 V to all input pins ( $I_0$  through  $I_{15}$ ).

- f. Apply the proper TTL level to an Ix input pin as follows (program one input at a time):
  - 1. If the product term to be programmed contains the input term Ix (where  $\kappa$  = 0 through 15), lower the Ix pin to a TTL HIGH level.
  - 2. If the product term to be programmed contains the input term Ix, lower the  $\overline{I}x$  to a TTL LOW level.
  - 3. If the product term does not contain the input terms  $\overline{1}_{x}$  or  $1_{x}$  (i.e.,  $1_{x}$ is a DON'T CARE input), perform steps F1, G, F2, and G.
- g. Apply a 15 V programming pulse to pin 1 (FE) according to the programming specifications table.
- h. Repeat steps e through g for each input of the selected product term.
- i. Repeat steps d through h for all other product terms to be programmed.
- j. Program one input at a time.
- k. All unused inputs of programmed product terms must be programmed as DON'T CARES.
- 1. Inputs of unused product lines are not required to be programmed.
- m. Pin 18 ( ${ t F}_{ extsf{O}}$ ) is in the read mode (open collector). Care must be taken so that this pin is either left open, grounded, or loaded such that the current flowing into the pin does not exceed 16 mA.

# 4.7.1.2 Verify "PRODUCT (AND)" matrix.

- a. Connect pin 28 (V<sub>CC</sub>) to 5.0 V.
- b. Connect pin 14 (GND) to ground.
- c. Connect pin 19 ( $\overline{\text{CE}}$ ) to a TTL HIGH level.
- d. Apply TTL levels to pins 10 through 13, 15, and 16 (F $_7$  through F $_2$ ) to address an on-chip one of forty-eight decoder to select the AND gate to be verified ( $F_7 = LSB$  and  $F_2 = MSB$ ).
- e. Apply 10.8 V to all input pins ( $I_0$  through  $I_{15}$ ).
- f. Test the state of the Ix input as follows:
  - Lower the Ix pin to a TTL HIGH level and sense the voltage on pin 18  $(F_0)$ .
  - 2. Lower the Ix pin to a TTL LOW and sense the voltage on pin 18 (F $_{
    m 0}$ ).
- g. The state of the Ix input is determined as follows:

-	Ix =	1 x =	Condition of
	TTL	TTL	Ix for selected
	HIGH	LOW	product term
	1	ţ	ļ
1	Н	H	Don't care
Level at	Н	L	Ix IN P-term
output Fo	L	Н	Ix IN P-term
i sacpar o	L	L	Unprogrammed

- NOTES.
  - 1.  $F_0$  in this mode functions as an open collector output,

  - H = > 2.0 V, L  $\le 0.8$  V. The table above is valid regardless of the polarity (active HIGH or active LOW) of  $F_0$ . Pin 1 (FE) should be either floating or grounded.

#### 4.7.2 Program summing matrix.

4.7.2.1 All 8 OR gates of the summing matrix are fuse linked to the outputs of the AND gates in the initial unprogrammed state. The initial logic expression (sum of products) of the 8 unprogrammed OR gates is PO + Pl + P2 + •• +P47 where Pm is the product term programmed into the mth AND gate. Programming the fuse located by the selection of the mth AND gate and the nth summing line replaces the product term Pm with 'O' in the logic expression of the nth OR gate. The nth summing line is selected by the selection of the nth output buffer where n = 1 though 8.

- a. Connect pin 28 (V<sub>CC</sub>) to 5.0 V.
- b. Connect pin 14 (GND) to ground.
- c. Connect pin 19 (CE) to a TTL HIGH level.
- d. Apply TTL levels to pins 4 through 9 ( $I_5$  through  $I_0$ ) to address an on-chip one of forty-eight decoder to select the AND gate to be programmed ( $I_0$  = LSB and  $I_5$  = MSB).
- e. Apply a TTL HIGH level to pins 20 and 21 ( $I_{15}$  and  $I_{14}$ ).
- t. Connect the remaining input pins to 12.0 V.
- g. Apply an 18 V programming pulse (see programming specifications table) at the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.
- h. Program one output pin at a time.
- i. All unused product lines are not required to be programmed.

#### 4.7.2.2 Verify summing matrix.

- a. Connect pin 28 ( $V_{CC}$ ) to 5.0 V.
- b. Connect pin 14 (GND) to ground.
- c. Connect pin 19  $(\overline{CE})$  to a TTL LOW level.
- d. Apply TTL levels to pins 4 through 9 ( $I_5$  through  $I_6$ ) to address an on-chip one of forty-eight decoder to select the AND gate to be verified ( $I_0$  = LSB and  $I_5$  = MSB).
- e. Apply A TTL HICH level to pins 20 and 72 (  $I_{15}$  and  $I_{13}$  ).
- f. Connect the remaining input pins to  $12.0\ \text{V}$
- g. Sense the voltage on the output pin to be verified. The programming of the selected product line to the output line can be determined as follows:

		•
TOutput	Fuse	1
reads	link	1
T	Blown (inactive	ļ
H	Unblown (active	1
i	1	1

- h. Repeat steps d through g with  $v_{CC}$  at 4.4 V (LOW  $v_{CC}$  read).
- The condition of the fuse link can be determined from the table above regardless of the polarity (active HIGH or active LOW) of the output buffer being verified.

#### 4.7.3 Program output polarity.

- 4.7.3.1 The initial unprogrammed state of all eight output buffers is active LOW or iverting. To program an output buffer into the active HIGH or non-inverting state, proceed as follows:
  - a. Connect pin 28 ( $V_{CC}$ ) to 5.0 V.
  - b. Connect pin 14 (GND) to ground.
  - c. Connect pin 19 (CE) to a TTL HIGH level.
  - d. Apply a TTL HIGH level to pins 4 through 9 (I5 through I0).
  - e. Apply a TTL HIGH level to pin 20 (I<sub>15</sub>).
  - f. Connect the remaining input pins to 12.0  $\ensuremath{\text{V}}\xspace.$
  - g. Apply an 18 V programming pulse (see programming specifications table) to the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.
  - h. Program one output at a time.

#### 4.7.3.2 Verify output polarity.

- a. Connect pin 28 ( $V_{CC}$ ) to 5.0 V.
- b. Connect pin 14 (GND) to ground.
- c. Connect pin 19  $(\overline{CE})$  to a TTL LOW level.
- d. Apply a TTL HIGH level to pins 4 through 9 (I $_5$  through I $_0$ ).
- e. Apply a TTL HIGH level to pins 21 and 22 ( $I_{14}$  and  $I_{13}$ ).
- f. Connect the remaining input pins to 12.0 V.
- g. Sense the voltage on the pin of the output buffer to be verified. The condition of the output can be determined as follows:

Toutput	Output
reads	state
H	Active LOW
L	Active HIGH

- h. Repeat with  $V_{CC}$  at 4.4 V (LOW  $V_{CC}$  read).
- 4.7.4 Summary of pin voltages circuit B. In addition to verifying the Product (AND) Matrix, Summing Matrix, and Output Polarity separately after programming, a complete logic verification (normal read) with  $V_{\rm CC}$  at 5.0 V is recommended after a device has been fully programmed. Table VI summarizes the full programming and verifying procedures.
  - 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with  $\overline{\text{MIL}} \overline{\text{M}} 38510$  .
  - 6. NOTES
- $6.1~\underline{\text{Notes.}}$  The notes specified in MIL-M-38510 are applicable to this specification.
- 6.2 <u>Intended use.</u> Microcircuits conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

- 6.3 Ordering data. The contract or purchase order should specify the following:
  - a. Complete part number (see 1.2).
  - b. Requirements for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
  - c. Requirements for certificate of compliance, if applicable.
  - d. Requirements for notification of change of product or process to procuring activity in addition to notification to the qualifying activity, if applicable.
  - e. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action, and reporting of results, if applicable.
  - f. Requirements for product assurance options.
  - g. Requirements for carriers, special lead lengths or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
  - h. Requirement for programming the device, including processing option.
  - i. Requirement for "JAN" marking.
  - j. Requirements for packaging and packing.
- 6.4 <u>Abbreviations</u>, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows:

GND	Electrical ground (common terminal).
v <sub>IN</sub>	Voltage level at an input terminal.
v <sub>1c</sub>	Input clamp voltage.
I <sub>TN</sub>	Current flowing into an input terminal.

- 6.5 Logistic support. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits procured for Government logistic support will be procured to device class B (see 1.2.2) and lead material and finish C (see 3.3). Longer length leads and lead forming shall not affect the part number. It is intended that spare devices for logistic support be procured in the unprogrammed condition (see 3.7.1) and programmed by the maintenance activity, except where use quantities for devices with a specific program or pattern justify stocking of preprogrammed devices.
- 6.6 <u>Substitutability</u>. The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification shall functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

Military device	Generic-industry										
<u>type</u>	type										
01	Circuit A, Signetics Corp 82S101										
01	Circuit B, Fairchild 93458										
0 2	Circuit A, Signetics Corp 82S100										
02	Circuit B, Fairchild 93459										

Custodian: Air Force - 17

Review activities:
Air Force - 11, 19, 85, 99
DLA - ES

Preparing activity: Air Force - 17

Agent: DLA - ES

(Project 5962-F483)

#### APPENDIX

# GATE TEST PROGRAM AND FUNCTIONAL TESTS

- 10. SCOPE
- 10.1 This appendix covers the fuse test program to be used for unprogrammed devices, and defines the requirements for functional tests of unprogrammed devices.
  - 20. Gate test program.
- 20.1 When required, as in paragraph 3.2.2.1, the device may be programmed as shown in table VII. This program will allow for testing all of the available gates.
  - 30. Fuse tests for device types 01 and 02.
  - 30.1 Unprogrammed devices Circuit A.
  - 30.1.1 Output polarity fuse check.

- a. Sense all outputs for logic low, any high is a failure.
- 30.1.2 "AND" matrix fuse check.

- a. Address all "P" terms with a binary count 0-47, put into  $\rm F_0$  to  $\rm F_5$  with  $\rm F_0$  = LSB and  $\rm F_5$  = MSB.
- b. Sense output F7 for each "P" term. F7 should also be low and if it goes high, then it means a failure since a tuse is open. The input being checked should be set first to  $V_{\rm IH}$  and then  $V_{\rm IL}$ . F7 should remain low in both cases.
- c. Repeat b for all inputs, one at a time.
- d. Repeat a and then b for all "P" terms and their inputs.
- 30.1.3 "OR" (Sum) matrix fuse check.

- a. Sense each output for logic high. Any low is a failure, indicating a fuse open.
- b. Sense all output low when binary input count goes to 48. Any high is a failure.
- 30.2 Unprogrammed devices Circuit B.

### 30.2.1 "AND" (Product) matrix input fuse check.

Terminal conditions:

$$\frac{V_{CC}}{CE} = 5.0 \text{ V}$$

- a. Select the product term to be tested by applying a binary address of TTL levels to pins 10 thru 13, 15, 16 ( $F_7$  thru  $F_2$ ) ( $F_7$  = LSB,  $F_2$  = MSB).
- b. Apply 12.0 V to all input pins ( $I_0$  thru  $I_{15}$ ) except for input Ix being tested.
- c. The state of the Ix input fuse will be checked if the truth table below holds. Vary input Ix while monitoring pin 18  $(F_0)$ ,

If F<sub>0</sub> is HIGH, then fuse is open indicating a failure.

- d. Repeat steps b and c for each input of the selected product term.
- e. Repeat steps a thru c for all other product items and input fuse tests.

# 30.2.2 "OR" (Sum) matrix fuse check.

Terminal conditons:

$$\frac{V_{CC}}{CE} = 5.0 \text{ V}$$
 $\frac{V_{CC}}{CE} = TTL \text{ LOW}$ 

- a. Apply TTL levels to pins 4 thru 9 (I $_5$  thru I $_0$ ) to select the AND gate to be verified (I $_0$  = LSB and, I $_5$  = MSB).
- b. Apply TTL HIGH level to pins 20 and 22 ( $I_{15}$  and  $I_{13}$ ).
- c. Connect the remaining input pins to 12.0 V.
- d. Sense the voltage on the output pin to be verified. All unblown fuse links will indicate a high on the output pin.

# 30.2.3 Output polarity fuse check.

Terminal conditions:

$$\frac{V_{CC}}{CE} = 5.0 \text{ V}$$

- a. Apply TTL HIGH level to pins 4 thru 9 (I $_5$  thru I $_0$ ), 21 and 22 (I $_{14}$  and I $_{13}$ ).
- b. Connect remaining pins to 12.0 V.
- c. Sense the voltage on the pins of the output buffer to be verified. All output levels should read TTL HIGH.

#### 30.3 Programmed devices - Circuits A and B.

Program the device according to the program shown in table VII.

# TABLE VII. Program tables for test device.

			Program table	entries					
Input variable			Output	function	Output act	Output active level			
Im	Īm	Don't care	Prod. term present in Fp	Prod. term Not present in Fp	Active High	Active Low			
Н	L	- (dash)	A	.(period)	Н	L			
NOTE: Enter (- P-terms	) for unuse	ed inputs of used	output p 2. Enter (A)	ndependent of clarity. for unused out- used P-terms.	once or 2. Enter (1	r programmed aly. a) for all outputs.			

																,							—
					F	roduct t	erm	*						1		i I	Ac	tive	lev	re l			
<del> </del>	Input variable																						
No.	1	1	1	1	1	1								i	-	i –	<u>_</u>	Out	put	func		1*	
i	15	4	3	2	1	0 9 8	7	6	5	4	3	2	1	0	_	7	6	5	4	3	2	1	0
1 0	Ţ- Ţ	- ]	-	-	-	L - H	-	ļ-	-	-	-	-	-	H -		•     •	•	-	A	•		•	A
1 2	1- 1	_	_	_	- 1	L L   H	- 	1-	-  -	н   _	<del>-</del>	-	H	-		i. i	. i	Ā				A	.
3	-	-	_ i	- 1	- 1	L L  H	i –	i-	н	i -	-	-	- !	- i		i. i	. 1	A			. 1	Α	.
4	i- i	-	i - i	- 1	: <b>-</b> i	L -  H	1-	-	-	-	-	Н	- 1	-		1.	A	. !			A		
5	-	- 1	<b>-</b>	-	-	L L  H	-	H	ţ-	-	ļ-	-	-	-		-	A	. !			A	. '	
6	-	-	-	-	- !	L -  H	-	-	-	]-	H	-	-	- 1		IA I	•	•	•	Α	•	•	• 1
7	-	-	-	-	- !	L L  H L L  L	H	1-	1-	i – i H	1 <del>-</del>	<del></del>	-   _	H I		I I	•		A				A
8	-  -		_	_	_	LLLL	1-	i-	Н	n	-	-	H I	- [		i. i	: i	Ā				A	. 1
10	-	- 1	   -	-	_	LLLL	i-	H	i -	i	i –	Н	-	i – i		1. 1	A			۱.	A	. 1	. 1
111	-	i - i	j - j	- 1	-	L L  L	Н	<b> -</b>	<b> </b> -	j -	Н	<b> </b> –	-	-		A	. !			A			: !
12	<b> -</b>	-	-	<b>-</b>	-	н н  н	-	ļ <b>-</b>	-	H	-	-	!-	-		ļ. ļ		•	A				A
13	-	-	-	-	-	н н н	-	!-	H	-	-	-	-	-		.	.	A				A	
14	-	-	-	-	-	H H  H	-	H	-	-	-	-	] <del>-</del>   _	-    -		A	A	•	•	Ι. ΙΔ	l A		
15	-	-	-	- I	-   L	H H  H   H L  L	H	1-	1_	L	1-	1-	l	H	1	I.			ΙA	ĺ.	i .	i .	A
16	-	-	-	_	L	HLLL	1-	i-	i –	H	-	i –		L	i	1.	i : i			i .	i .	i .	A
1 18	i-	-	i -	i -	H	HILIL	1-	j-	j-	L	i –	-	i –	L	İ	j. i	١. ١		١.	١.	١.	١.	A
19	i-	i –	i -	i - '	н	H L L	į –	1-	-	H	-	-	<b> </b> –	H		1.	.		١.	١.	١.		A
20	<u> </u>	ļ <b>-</b>	! -	н	ļ -	HL L	ļ-	-	L	-	-	-	H	-	<b>!</b>	•	•	•		•		A	•
21	!-	! -	! -	H	-	HIL L	-	! -	H	-	-	-	L  L	 	1	•	•	•	i •		i •	A	1
22	-	-	-	L   L	<del>-</del>	H L  L   H L  L	1-	1-	L	-	-	-	H	-	!	1.		:	1:	i :	1:	A	i : i
23	1_	_	н	1 -	-	HIL L	1-	lt.	1-	i -	i-	н	-	- 1	į	i.	i . i		i .		A	j .	. !
25	i-	i -	н	Í -	i -	H L L	1-	H	ĺ-	1-	-	L	-	ļ-	l	1.			١.	١.	A	١.	! • !
26	1-	-	L	-	-	HL L	-	L	ļ-	ļ-	ļ-	L	-	ļ- 	ļ	-					A		•
27	1-	-	L	! -	! -	HIL L	-	H	-	-	-	H	-	-	ļ	•					A 	١.	•   
28	!-	H   H	-	-	1 -	H L  L   H L  L	L H	-	-	-	H  L	-	-	-  -		-		•		A	:	:	:
1 29	1-	L	-	<u>-</u>	-	HLLL	L	1-	i -	i –	L	i -	i -	i – '	i	:		i .	:	A		i .	i . i
31	i-	L	i -	i -	i -	HL L	- :	j-	1-	1-	Н	-	-	-		١.	١.			A			•
32	-	L	ļ -	! -	ļ -	HL L	ļ-	1-	!-	ļ -	Н	-	-	-		.	١.,		A			•	•
33	-	L	ļ -	ļ -	-	HLLL	Н	ļ-	-	-	-	<del>-</del>	-	<del>-</del>   10		-		•   •	A.		•	i •	•   
34   35	-	-	-	-	н   н	H L  L   H L  L	-	1-	1-	-   H	ļ-	1-	-	H   -	1	1.		A	i :	1:	:	1:	:
1 36	1-		<u>-</u>	L	-	HL L	-	-	-	-	i-	i -	H	i -	i	į.	A	i .	i :	i .	i .	i .	i . i
37	Í-	i -	i -	L	-	HL L	i-	İ-	Н	1-	i-	j-	i -	i –	İ	į.	A						١. ١
38	i-	i -	L	j -	-	H L  T.	]-	1-	!-	-	-	H	1-	ļ <b>-</b>		A	] -				•		.
39	-	! -	L	-	ļ -	HL L	-	H	1-	-	-	[-	1-	-	,	A			•	•			•
40	-	-	-	-	-	HL L	H	-	1-	-	H	1-	-		1	-		l .	A 		1 •		•
41	-	-	-	-	-	H L  L   H L  L	1-	1-	-  H	H	1-	1-	<del>-</del>	H   _	1	1.	l A	^		1:	:	1:	i : '
42	1-	-	<del>-</del>	-	-	H F  F	1-	l H	1-	-	i-	H	-	i –	i	A	i :	i :	i :	i :	į .	į .	
44	H	н	н	н	Н	н н  н	H	H	Н	Н	Ìн	Н	H	Н		A	A	A	A	A	A	A	A
45	L	Ĺ	L	L	L	LLLL		L	L	L	L	L	L	L		A	A	A	A	A	A	A	A
46	L	L	L	L	L	LLLL		H	H	H	H	H	H	H		A	A	A	A	A	A	A	A
47	Н	Н	H	H	Н	н н  н	L	L	L	L	L	L	L	L	1	A	l A	A	A	A	A	A 	A
		<u> </u>	1	<u> </u>	<u> </u>		_!_	į.		1_		1	<u> </u>	1_	1			1	<u> </u>	1	1	<u> </u>	·